loading...
Low Power Testing by Test Vector Ordering with Vector Repetition
San Jose, California March 22-March 24
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ISQED.2004.12836745th International Symposium on Qualit ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
M. Bellos, University of Patras and Research Academic Computer Technology Institute
D. Bakalis, University of Patras and Research Academic Computer Technology Institute
D. Nikolos, University of Patras and Research Academic Computer Technology Institute
X. Kavousianos, University of Ioannina
Test vector ordering with vector repetition has been presented as a method to reduce the average as well as the peak power dissipation of a circuit during testing. Based on this method, in this paper we present some techniques that can be used to further reduce the average power dissipation. Experimental results validate that the proposed techniques achieve considerable savings in energy and average power dissipation while reducing the length of the resulting test sequences compared to the original method.
Citation:
M. Bellos, D. Bakalis, D. Nikolos, X. Kavousianos, "Low Power Testing by Test Vector Ordering with Vector Repetition," isqed, pp.205-210, 5th International Symposium on Quality Electronic Design (ISQED'04), 2004
Usage of this product signifies your acceptance of the Terms of Use.