loading...
A Run-Time Word-Level Reconfigurable Coarse-Grain Functional Unit for a VLIW Processor
Kyoto, Japan October 02-October 04
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ISSS.2002.1227150Proceedings of the 15th international ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Carles Rodoreda Sala, Sony Espa?a S.A. Design Division, Viladecavalls - Barcelona, Spain
Natalino G. Bus?, Philips Research Laboratories, Eindhoven, The Netherlands
Nowadays, new DSP applications are offering combined and flexible multimedia and telecom services. VLIW processor architectures, which include dedicated but inflexible functional units, are usually tuned to a single specific application. In order to accelerate a wide range of applications, we propose a VLIW processor containing a novel run-time reconfigurable functional unit (RC-FU). Only a few hundred bits and few cycles are necessary to configure a new coarse-grain operation on the RC-FU unit. After reconfiguring its internal datapath and micro-program, the RC-FU can execute a number of look-alike DSP functions, such as 8-point DCT or 4-point FFT. The RC-FU itself is a VLIW processor and the configuration contexts are generated using a high-level synthesis tool. The proposed RC-FU provides high processing power and can be efficiently tuned to the requirements of a variety of DSP applications.
Index Terms:
VLIW processors, architectural synthesis, reconfigurable logic
Citation:
Carles Rodoreda Sala, Natalino G. Bus?, "A Run-Time Word-Level Reconfigurable Coarse-Grain Functional Unit for a VLIW Processor," isss, pp.44-49, Proceedings of the 15th international symposium on System Synthesis (ISSS '02), 2002
Usage of this product signifies your acceptance of the Terms of Use.