loading...
An Efficient Calibration Technique for Systematic Current-Mismatch of D/A Converters
Tampa, Florida February 20-February 21
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183356IEEE Computer Society Annual Symposiu ...
 This Article 
 
Buy PURCHASE ARTICLE: $19
PDF
HTML
Buy IEEE Xplore Subscribers
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
ASCII Text
x 
 
Kwang-Hyun Baek, Myung-Jun Choe, Sung-Mo (Steve) Kang, "An Efficient Calibration Technique for Systematic Current-Mismatch of D/A Converters," VLSI, IEEE Computer Society Annual Symposium on, pp. 80, IEEE Computer Society Annual Symposium on VLSI (ISVLSI'03), 2003.
 
 
BibTex
x
 
@article{ 10.1109/ISVLSI.2003.1183356,
author = {Kwang-Hyun Baek and Myung-Jun Choe and Sung-Mo (Steve) Kang},
title = {An Efficient Calibration Technique for Systematic Current-Mismatch of D/A Converters},
journal ={VLSI, IEEE Computer Society Annual Symposium on},
volume = {0},
year = {2003},
isbn = {0-7695-1904-0},
pages = {80},
doi = {http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183356},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}
 
 
RefWorks Procite/RefMan/Endnote
x 
 
TY - CONF
JO - VLSI, IEEE Computer Society Annual Symposium on
TI - An Efficient Calibration Technique for Systematic Current-Mismatch of D/A Converters
SN - 0-7695-1904-0
SP
EP
A1 - Kwang-Hyun Baek,
A1 - Myung-Jun Choe,
A1 - Sung-Mo (Steve) Kang,
PY - 2003
KW - null
VL - 0
JA - VLSI, IEEE Computer Society Annual Symposium on
ER -
 
Kwang-Hyun Baek, Rockwell Scientific Company
Myung-Jun Choe, Rockwell Scientific Company
Sung-Mo (Steve) Kang, University of California
This paper presents a current calibration technique for systematic mismatch in current-cell array.The proposed technique is suitable for GHz-range current-steering D/A converters because of an efficient and its totally independent calibration operation. Behavioral simulation and measurement results show that static and yield performance of a D/A converter can be enhanced significantly by using the proposed technique.A measured reduction in INL and DNL errors before and after calibration is from +33.2 /-60.1 LSB to +1.28 /-1.28 LSB and from +10.2 /-12.8 LSBto +2.56 / -1.28 LSBin 12-bit resolution.
Citation:
Kwang-Hyun Baek, Myung-Jun Choe, Sung-Mo (Steve) Kang, "An Efficient Calibration Technique for Systematic Current-Mismatch of D/A Converters," isvlsi, pp.80, IEEE Computer Society Annual Symposium on VLSI (ISVLSI'03), 2003
Usage of this product signifies your acceptance of the Terms of Use.