loading...
AN AREA-EFFICIENT EUCLIDEAN ALGORITHM BLOCK FOR REED-SOLOMON DECODER
Tampa, Florida February 20-February 21
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ISVLSI.2003.1183468IEEE Computer Society Annual Symposiu ...
 This Article 
 
PURCHASE ARTICLE: $0
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Hanho Lee, University of Connecticut
This paper presents a new area-efficient architrecture to implement the Euclidean algorithm, which is frequently used in Reed-Solomon decoders. The RS (255,239) decoder using the Euclidean algorithm has been implemented with 0.13-?m CMOS technology with a supply voltage of 1.1V. We investigate hardware complexity, clock frequency and data processing rate for this Euclidean algorithm block. The results show that the total number of gates is about 44,700 and it has a data processing rate of 2.4 Gbits/s at a lock frequency of 300 MHz. As compared to the other RS decoders, it gains significant improvements in hardware complexity and latency.
Citation:
Hanho Lee, "AN AREA-EFFICIENT EUCLIDEAN ALGORITHM BLOCK FOR REED-SOLOMON DECODER," isvlsi, pp.209, IEEE Computer Society Annual Symposium on VLSI (ISVLSI'03), 2003
Usage of this product signifies your acceptance of the Terms of Use.