loading...
Embedded Deterministic Test for Low-Cost Manufacturing Test
Baltimore, MD, USA October 07-October 10
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/TEST.2002.1041773International Test Conference 2002 (I ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Januz Rajki, Mentor Graphics Corporation
Jerzy Tyzer, Poznan University of Technology
Mark Kassab, Mentor Graphics Corporation
Nilanjan Mukherjee, Mentor Graphics Corporation
Rob Thompson, Mentor Graphics Corporation
Kun-Han Tsai, Mentor Graphics Corporation
Andre Hertwig, Mentor Graphics Corporation
Nagesh Tamarapalli, Mentor Graphics Corporation
Grzegorz Mrugalski, Poznan University of Technology
Geir Eide, Mentor Graphics Corporation
Jun Qian, Cisco Systems
This paper introduces Embedded Deterministic Test (EDT) technology, which reduces manufacturing test cost by providing one to two orders of magnitude reduction in scan test data volume and scan test time. The EDT architecture, the compression algorithm, design flow, experimental results, and silicon implementation are presented.
Citation:
Januz Rajki, Jerzy Tyzer, Mark Kassab, Nilanjan Mukherjee, Rob Thompson, Kun-Han Tsai, Andre Hertwig, Nagesh Tamarapalli, Grzegorz Mrugalski, Geir Eide, Jun Qian, "Embedded Deterministic Test for Low-Cost Manufacturing Test," itc, pp.301, International Test Conference 2002 (ITC'02), 2002
Usage of this product signifies your acceptance of the Terms of Use.