loading...
Adder Merged DRAM Architecture
Isle of Bendor, France July 10-July 12
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/MTDT.2002.1029768The 2002 IEEE International Workshop ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Masashi Hashimoto, Cadence Design Systems
A 4-level sensing scheme utilizing base-4 operation addition and subtraction executable DRAM array has been developed. Neither DRAM functions, performance, nor silicon area will be sacrificed by implementing the circuit. Addition/subtraction will be executed using the massively parallel SIMD, resulting in a high degree of concurrency. Performance of around 50GOPS performance can be achieved in the case where the adder is implemented into 64Mb DRAM array.
Citation:
Masashi Hashimoto, "Adder Merged DRAM Architecture," mtdt, pp.88, The 2002 IEEE International Workshop on Memory Technology, Design and Testing (MTDT 2002), 2002
Usage of this product signifies your acceptance of the Terms of Use.