loading...
A Deterministic Globally Asynchronous Locally Synchronous Microprocessor Architecture
Hyatt Town Lake Hotel, Austin, Texas May 29-May 30
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/MTV.2003.1250272Fourth International Workshop on Micr ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Matthew Heath, University of Massachusetts Amherst
Ian Harris, University of Massachusetts Amherst
This paper describes a novel globally-asynchronous locally-synchronous (GALS) architecture called "synchro-tokens" which exhibits deterministic state and output sequences. This deterministic behavior facilitates industrial validation, debug, and test methodologies which rely on predictable and repeatable system behavior. The synchro-tokens architecture uses token rings for handshaking and self-timed FIFOs for pipelined interconnect. Local counters keep track of how long a token is held and the elapsed time since it was last released to ignore early tokens and to stop the local clock to wait for late tokens. Because no synchronizers are used, there is zero probability of failure due to metastability. Architectural parameters, such as FIFO sizes, counter values, and clock frequencies, offer a great deal of flexibility for tuning the system performance.
Citation:
Matthew Heath, Ian Harris, "A Deterministic Globally Asynchronous Locally Synchronous Microprocessor Architecture," mtv, pp.119, Fourth International Workshop on Microprocessor Test and Verification Common Challenges and Solutions, 2003
Usage of this product signifies your acceptance of the Terms of Use.