loading...
Implementing Pfairness on a Symmetric Multiprocessor
Toronto, Canada May 25-May 28
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/RTTAS.2004.131730210th IEEE Real-Time and Embedded Tech ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Philip Holman, University of North Carolina, Chapel Hill, NC
James H. Anderson, University of North Carolina, Chapel Hill, NC
We consider the implementation of a Pfair scheduler on a symmetric multiprocessor (SMP). Simulations presented herein suggest that bus contention resulting from simultaneous scheduling decisions can substantially degrade performance. To correct this problem, we propose a staggered model for Pfair scheduling under which scheduling points are uniformly distributed over time.
Citation:
Philip Holman, James H. Anderson, "Implementing Pfairness on a Symmetric Multiprocessor," rtas, pp.544, 10th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS'04), 2004
Usage of this product signifies your acceptance of the Terms of Use.