loading...
Analysis and Design of a Family of Low-Power Class AB Operational Amplifiers
Manaus, Brazil September 18-September 24
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/SBCCI.2000.87601413th Symposium on Integrated Circuits ...
 This Article 
 
Buy PURCHASE ARTICLE: $19
PDF
HTML
Buy IEEE Xplore Subscribers
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
ASCII Text
x 
 
F. Silveira, D. Flandre, "Analysis and Design of a Family of Low-Power Class AB Operational Amplifiers," Integrated Circuit Design and System Design, Symposium on, pp. 94, 13th Symposium on Integrated Circuits and Systems Design (SBCCI'00), 2000.
 
 
BibTex
x
 
@article{ 10.1109/SBCCI.2000.876014,
author = {F. Silveira and D. Flandre},
title = {Analysis and Design of a Family of Low-Power Class AB Operational Amplifiers},
journal ={Integrated Circuit Design and System Design, Symposium on},
volume = {0},
year = {2000},
isbn = {0-7695-0843-X},
pages = {94},
doi = {http://doi.ieeecomputersociety.org/10.1109/SBCCI.2000.876014},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}
 
 
RefWorks Procite/RefMan/Endnote
x 
 
TY - CONF
JO - Integrated Circuit Design and System Design, Symposium on
TI - Analysis and Design of a Family of Low-Power Class AB Operational Amplifiers
SN - 0-7695-0843-X
SP
EP
A1 - F. Silveira,
A1 - D. Flandre,
PY - 2000
KW - current mirrors; operational amplifiers; network analysis; network synthesis; power supply circuits; pacemakers; class AB operational amplifiers; output stage; current mirrors; circuit analysis; low-power consumption; optimum design; micropower amplifier; cardiac pacemaker application; circuit architecture; CMOS; SOI
VL - 0
JA - Integrated Circuit Design and System Design, Symposium on
ER -
 
F. Silveira, Inst. de Ingegneria Electr., Univ. de la Republica, Montevideo, Uruguay
D. Flandre, Inst. de Ingegneria Electr., Univ. de la Republica, Montevideo, Uruguay
A new class AB output stage is presented which extends a family of recently proposed stages based on current mirrors without requiring extra-compensation capacitances. In-depth circuit analysis also shows the significant advantage of such stages for low-power consumption and leads to the derivation of an optimum design strategy. Experimental realizations are described, in particular a micropower amplifier for cardiac pacemaker application.
Index Terms:
current mirrors; operational amplifiers; network analysis; network synthesis; power supply circuits; pacemakers; class AB operational amplifiers; output stage; current mirrors; circuit analysis; low-power consumption; optimum design; micropower amplifier; cardiac pacemaker application; circuit architecture; CMOS; SOI
Citation:
F. Silveira, D. Flandre, "Analysis and Design of a Family of Low-Power Class AB Operational Amplifiers," sbcci, pp.94, 13th Symposium on Integrated Circuits and Systems Design (SBCCI'00), 2000
Usage of this product signifies your acceptance of the Terms of Use.