Performance Predictions for Speculative, Synchronous, VLSI Logic Simulation

Seattle, WA April 22-April 26

DOI Bookmark:

http://doi.ieeecomputersociety.org/10.1109/SIMSYM.2001.922115

34th Annual Simulation Symposium (SS01)

	This Article
	PURCHASE ARTICLE: $19 PDF HTML IEEE Xplore Subscribers
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/Endnote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Bradley L. Noble Articles by J. Cris Wade Articles by Roger D. Chamberlain

	ASCII Text	x
	Bradley L. Noble, J. Cris Wade, Roger D. Chamberlain, "Performance Predictions for Speculative, Synchronous, VLSI Logic Simulation," Simulation Symposium, Annual, pp. 0056, 34th Annual Simulation Symposium (SS01), 2001.

	BibTex	x
	@article{ 10.1109/SIMSYM.2001.922115, author = {Bradley L. Noble and J. Cris Wade and Roger D. Chamberlain}, title = {Performance Predictions for Speculative, Synchronous, VLSI Logic Simulation}, journal ={Simulation Symposium, Annual}, volume = {0}, year = {2001}, isbn = {0-7695-1092-2}, pages = {0056}, doi = {http://doi.ieeecomputersociety.org/10.1109/SIMSYM.2001.922115}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Simulation Symposium, Annual TI - Performance Predictions for Speculative, Synchronous, VLSI Logic Simulation SN - 0-7695-1092-2 SP EP A1 - Bradley L. Noble, A1 - J. Cris Wade, A1 - Roger D. Chamberlain, PY - 2001 VL - 0 JA - Simulation Symposium, Annual ER -

Bradley L. Noble, Southern Illinois University, Edwardsville

J. Cris Wade, Southern Illinois University, Edwardsville

Roger D. Chamberlain, Washington University

Abstract: VLSI logic simulation is an application area in which execution time improvements can have direct economic benefits. Here, we investigate the use of parallel simulation techniques to improve the performance of VLSI logic simulation, including the often neglected issue of sensitivity to variations in the simulation workload. Performance predictions are presented for the use of speculative computation in synchronous discrete-event simulation of VLSI systems.

Citation:

Bradley L. Noble, J. Cris Wade, Roger D. Chamberlain, "Performance Predictions for Speculative, Synchronous, VLSI Logic Simulation," ss, pp.0056, 34th Annual Simulation Symposium (SS01), 2001

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.