loading...
Systematic Address and Control Code Transformations for Performance Optimisation of a MPEG-4 Video Decoder
Bangalore, India January 07-January 11
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2002.994978ASP-DAC/VLSI Design 2002
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
M. Miranda, IMEC
K. Denolf, IMEC
P. Vos, IMEC
A cost-efficient realisation of an advanced multimedia system requires high-level memory optimisations to deal with the dominant memory cost. This typically results in more efficient code for both power and system bus load. However, also significant performance improvement can be achieved when carefully optimising the address functionality. This paper shows how the nature of this addressing code and the related control flow allows to transform the complex index, iterator and condition expressions into efficient arithmetic. We apply our ADdress OPTimisation (ADOPT) design technology to low power memory optimised MPEG-4 decoder. When mapped on popular programmable multi-media processor architectures, we obtain factor of 2 in performance gain.
Citation:
M. Palkovic, M. Miranda, K. Denolf, P. Vos, F. Catthoor, "Systematic Address and Control Code Transformations for Performance Optimisation of a MPEG-4 Video Decoder," vlsid, pp.547, ASP-DAC/VLSI Design 2002, 2002
Usage of this product signifies your acceptance of the Terms of Use.


Suggestions