loading...
An Efficient Multi-Level Partitioning Algorithm for VLSI Circuits
New Delhi, India January 04-January 08
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ICVD.2003.118311716th International Conference on VLSI ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Jong-Sheng Cherng, Da Yeh University
Sao-Jie Chen, National Taiwan University
In this paper, a new multi-level bipartitioning algorithm MLP, which integrates a clustering technique and an iterative improvement based partitioning process, is proposed to enhance the stability and the quality of partitioning results. The proposed clustering algorithm is used to reduce the partitioning complexity and improved the performance of partitioning. To generate a high-quality partitioning solution, a module migration based partitioning algorithm MMP is also proposed as the based partitioner for the MLP algorithm. The MMP algorithm implicitly promotes the move of clusters during the module migration processes by paying more attention to the neighbors of moved modules, relaxing the size constraints temporarily during the migration process, and controlling the module migration direction. Experimental results obtained show that the MLP algorithm generates high-quality partitioning results. The MLP algorithm outperforms MELO [2] and CDIPLA3 [6] by 23% and 10%, respectively and is competitive with hMetis [9] and MLc [1] which have generated better results than many recent state-of-the-art partitioning algorithms.
Citation:
Jong-Sheng Cherng, Sao-Jie Chen, "An Efficient Multi-Level Partitioning Algorithm for VLSI Circuits," vlsid, pp.70, 16th International Conference on VLSI Design, 2003
Usage of this product signifies your acceptance of the Terms of Use.