loading...
Property Refinement Techniques for Enhancing Coverage of Formal Property Verification
Mumbai, India January 05-January 09
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.126091217th International Conference on VLSI ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Prasenjit Basu, Indian Institute of Technology Kharagpur
Pallab Dasgupta, Indian Institute of Technology Kharagpur
P. P. Chakrabarti, Indian Institute of Technology Kharagpur
Chunduri Rama Mohan, Intel Corporation, Folsom
Coverage metrics for formal property verification (FPV) are gaining in significance as most chip design companies are adopting formal methods within a predominantly simulation based validation flow. Researchers have observed that typical correctness properties exhibit a low amount of coverage since they check for the absence of invalid runs, rather than the existence of valid runs. In this paper, we show that feedback from FPV can be effectively used to refine an existing specification to obtain better coverage. We propose an interactive methodology for specification refinement, and present formal methods for implementing this methodology.
Citation:
Prasenjit Basu, Pallab Dasgupta, P. P. Chakrabarti, Chunduri Rama Mohan, "Property Refinement Techniques for Enhancing Coverage of Formal Property Verification," vlsid, pp.109, 17th International Conference on VLSI Design, 2004
Usage of this product signifies your acceptance of the Terms of Use.


Suggestions