loading...
Automated Architectural Optimization of Digital FIR Filters
Mumbai, India January 05-January 09
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.126092117th International Conference on VLSI ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Ronald W. Mehler, The University of Texas at Dallas
Dian Zhou, The University of Texas at Dallas
Using a newly developed fine-grained architectural synthesizer for digital finite impulse response (FIR) filters, the authors present a near-optimal strategy for coefficient manipulation that runs linearly with filter length. The synthesizer operates at a high level of abstraction, balancing speed, area and power goals to generate a circuit optimized for specified parameters. Experimental results show that it is highly competitive with the best efforts of human designers and other automated procedures.
Citation:
Ronald W. Mehler, Dian Zhou, "Automated Architectural Optimization of Digital FIR Filters," vlsid, pp.177, 17th International Conference on VLSI Design, 2004
Usage of this product signifies your acceptance of the Terms of Use.