loading...
On Buffering Schemes for Long Multi-Layer Nets
Mumbai, India January 05-January 09
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.126096417th International Conference on VLSI ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Vani Prasad, Indian Institute of Technology, Bombay
Madhav P. Desai, Indian Institute of Technology, Bombay
We consider the problem of minimizing the delay in signal transmission over point-to-point connections across multiple metal layers in a VLSI circuit. We present an exact solution for the two layer case. This exact solution, however, is irregular and dependent on the length of the net. We look for approximate solutions which are not only regular but are independent of the length of the net. We show that two of these approximate solutions yield delays that are within a constant of the optimal solution. We have seen that our results hold true even for the three-layer case. We conjecture that our models can be inductively extended for multi-layer nets as well.
Citation:
Vani Prasad, Madhav P. Desai, "On Buffering Schemes for Long Multi-Layer Nets," vlsid, pp.455, 17th International Conference on VLSI Design, 2004
Usage of this product signifies your acceptance of the Terms of Use.