loading...
Analog VLSI Architecture for Discrete Cosine Transform using Dynamic Switched Capacitors
Mumbai, India January 05-January 09
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.126099917th International Conference on VLSI ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Ashis Kumar Mal, IIT Kharagpur
Anindya Sundar Dhar, IIT Kharagpur
This paper describes an analog VLSI architecture, to compute discrete cosine transform(DCT), using switched-switched capacitor blocks. The scheme operates from the general expression of DCT where input samples are multiplied by all the DCT coefficients simultaneously using an array of capacitors. These multiplied values are then switched parallely with the help of a cross-point switch, to different integrators to perform multiplication and accumulation(MAC). It can be used to compute DHT, DST and DFT and also its inverses. Proposed architecture is very simple to implement and sutable where silicon area and power issues are important with some compromise on accuracy.
Citation:
Ashis Kumar Mal, Anindya Sundar Dhar, "Analog VLSI Architecture for Discrete Cosine Transform using Dynamic Switched Capacitors," vlsid, pp.666, 17th International Conference on VLSI Design, 2004
Usage of this product signifies your acceptance of the Terms of Use.