loading...
VLSI Implementation of Visible Watermarking for a Secure Digital Still Camera Design
Mumbai, India January 05-January 09
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.126107017th International Conference on VLSI ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Saraju P. Mohanty, University of South Florida, Tampa
N. Ranganathan, University of South Florida, Tampa
Ravi K. Namballa, University of South Florida, Tampa
Watermarking is the process that embeds data called a watermark into a multimedia object for its copyright protection. The digital watermarks can be visible to a viewer on careful inspection or completely invisible and cannot be easily recovered without an appropriate decoding mechanism. Digital image watermarking is a computationally intensive task and can be speeded up sigificantly by implementing in hardware. In this work, we describe a new VLSI architecture for implementing two different visible watermarking schemes for images. The proposed hardware can insert on-the-fly either one or both watermarks into an image depending on the application requirement. The proposed circuit can be integrated into any existing digital still camera framework. First, separate architectures are derived for the two watermarking schemes and then integrated into a unified architecture. A prototype CMOS VLSI chip was designed and verified implementing the proposed architecture and reported in this paper. To our knowledge, this is the first VLSI architecture for implementing visible watermarking schemes.
Citation:
Saraju P. Mohanty, N. Ranganathan, Ravi K. Namballa, "VLSI Implementation of Visible Watermarking for a Secure Digital Still Camera Design," vlsid, pp.1063, 17th International Conference on VLSI Design, 2004
Usage of this product signifies your acceptance of the Terms of Use.