loading...
Novel Algorithm for Testing Crosstalk Induced Delay Faults in VLSI Circuits
Kolkata, India January 03-January 07
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.12518th International Conference on VLSI ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
null Aniket, Indian Institute of Technology-Madras
Ravishankar Arunachalam, Indian Institute of Technology-Madras
Crosstalk between adjacent lines can significantly affect the propagation delay of signals in Deep-Submicron (DSM) circuits. When such a circuit is subjected to conventional delay testing techniques, the critical paths obtained from static timing analysis are often incorrect due to the effect of crosstalk. Any path can have many wires (victims) which are affected by crosstalk from many other lines (aggressors). It may so happen that all the wires lying along a path are affected by crosstalk and the cumulative effect of crosstalk delays of all these victim nodes causes a timing violation. In such a case, all the aggressors associated with the victims lying along the path need to be activated appropriately in order to maximize the crosstalk delay, so that a delay fault, if it exists, is detected. In this paper we present a new Automatic Test Pattern Generation (ATPG) algorithm which maximizes the influence of crosstalk by appropriately activating the aggressors coupled to the victim nodes lying along any critical path.
Citation:
null Aniket, Ravishankar Arunachalam, "Novel Algorithm for Testing Crosstalk Induced Delay Faults in VLSI Circuits," vlsid, pp.479-484, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design (VLSID'05), 2005
Usage of this product signifies your acceptance of the Terms of Use.