loading...
Reducing Leakage with Mixed-V_th (MVT)
Kolkata, India January 03-January 07
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ICVD.2005.14718th International Conference on VLSI ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Frank Sill, University of Rostock
Frank Grassert, University of Rostock
Dirk Timmermann, University of Rostock
We present a new method for assignment of devices with different V_th in a double-V_th-process, whereas leakage is reduced and performance increases or is constant. A mixed-V_th gate type is developed, which renders new masks unnecessary. As compared with known methods, our approach achieves an additional leakage reduction of 25% while leakage reduction in raw designs is average 65%.
Citation:
Frank Sill, Frank Grassert, Dirk Timmermann, "Reducing Leakage with Mixed-V_th (MVT)," vlsid, pp.874-877, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design (VLSID'05), 2005
Usage of this product signifies your acceptance of the Terms of Use.