Specification Back-Propagation and Its Application to DC Fault Simulation for Analog/Mixed-Signal Circuits

San Diego, California April 26-April 30

DOI Bookmark:

http://doi.ieeecomputersociety.org/10.1109/VTEST.1999.766669

1999 17TH IEEE VLSI Test Symposium

	This Article
	PURCHASE ARTICLE: $19 PDF HTML IEEE Xplore Subscribers
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/Endnote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Jiun-Lang Huang Articles by Chen-Yang Pan Articles by Kwang-Ting Cheng

	ASCII Text	x
	Jiun-Lang Huang, Chen-Yang Pan, Kwang-Ting Cheng, "Specification Back-Propagation and Its Application to DC Fault Simulation for Analog/Mixed-Signal Circuits," VLSI Test Symposium, IEEE, pp. 220, 1999 17TH IEEE VLSI Test Symposium, 1999.

	BibTex	x
	@article{ 10.1109/VTEST.1999.766669, author = {Jiun-Lang Huang and Chen-Yang Pan and Kwang-Ting Cheng}, title = {Specification Back-Propagation and Its Application to DC Fault Simulation for Analog/Mixed-Signal Circuits}, journal ={VLSI Test Symposium, IEEE}, volume = {0}, year = {1999}, issn = {1093-0167}, pages = {220}, doi = {http://doi.ieeecomputersociety.org/10.1109/VTEST.1999.766669}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - VLSI Test Symposium, IEEE TI - Specification Back-Propagation and Its Application to DC Fault Simulation for Analog/Mixed-Signal Circuits SN - 1093-0167 SP EP A1 - Jiun-Lang Huang, A1 - Chen-Yang Pan, A1 - Kwang-Ting Cheng, PY - 1999 VL - 0 JA - VLSI Test Symposium, IEEE ER -

Jiun-Lang Huang, University of California at Santa Barbara

Chen-Yang Pan, University of California at Santa Barbara

Kwang-Ting Cheng, University of California at Santa Barbara

In this paper we present the specification back-propagation technique which enables one to derive the constraint of an internal functional block with respect to a given DC specification for an analog/mixed-signal system. Based on this technique, we implement an efficient fault simulator which reduces the required efforts by (1) removing undetectable faults from the fault list, and (2) performing fault simulation only locally for the faulty block. Simulation results on an industrial design show a speedup factor of 7.2 with 98% correct classification of detected and undetected faults as compared with full-chip DC fault simulation.

Citation:

Jiun-Lang Huang, Chen-Yang Pan, Kwang-Ting Cheng, "Specification Back-Propagation and Its Application to DC Fault Simulation for Analog/Mixed-Signal Circuits," vts, pp.220, 1999 17TH IEEE VLSI Test Symposium, 1999

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.