A novel test scheme, which uses an oscillation source to supply the test signal and a transition detector to detect the arrival of the transition of the test signal through the CUT within the specific delay time, is proposed. The scheme is ideal to test embedded chips in the boundary scan environment within an SOC.
Index Terms:
Delay testing, Embedded testing, SOC testing, Oscillation test, System test.
Citation:
Tek Jau Tan, Chung Len Lee, "Socillator Test: A Delay Test Scheme for Embedded ICs in the Boundary-Scan Environment," vts, pp.0158, 19th IEEE VLSI Test Symposium, 2001