loading...
Early Error Detection in Systems-on-Chip for Fault-Tolerance and At-Speed Debugging
Marina Del Rey, CA March 29-April 03
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/VTS.2001.92343719th IEEE VLSI Test Symposium
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
E.S. Sogomonyan, Russian Academy of Science
A. Morosov, Potsdam University
J. Rzeha, Potsdam University
M. Gossel, Potsdam University
A. Singh, Auburn University
In this paper we propose1 a new method for the design of duplex fault-tolerant systems with early error detection and high availability. All the scannable memory elements (Flip-Flops) of the duplicated system are implemented as multi-mode memory elements according to [9] allowing during normal operation to accumulate a signature of its states in its scan-paths. By continously comparing a 1-bit sequence of the compacted scan-out outputs of the accumulated signatures of the duplicated systems an error can be already detected and a recovery procedure started before an erroneous result appears at the system outputs when a computations is completed. The accumulation of a signature during normal operation can also be used for debugging at-speed. For this application the system need not be duplicated.
Citation:
E.S. Sogomonyan, A. Morosov, J. Rzeha, M. Gossel, A. Singh, "Early Error Detection in Systems-on-Chip for Fault-Tolerance and At-Speed Debugging," vts, pp.0184, 19th IEEE VLSI Test Symposium, 2001
Usage of this product signifies your acceptance of the Terms of Use.