loading...
Transition Test Generation using Replicate-and-Reduce Transform for Scan-based Designs
Napa Valley, California April 27-May 01
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/VTEST.2003.119762921st IEEE VLSI Test Symposium
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Magdy Abadir, Motorola
Juhong Zhu, Motorola
In this paper, we presente a new transition ATPG methodology flow for scan-base design using broad-side test format. A Replicate and Reduce (RR) circuit transform is introduced, which maps the two time frame processing of transition fault ATPG to a single time frame processing on duplicate iterative blocks with reduced connection. A complete ATPG methodology flow is proposed to generate high coverage transition test patterns both fast and efficiently. Experimentation results on several circuits from next generation Motorola microprocessor design are presented to show the effectiveness of our approach.
Citation:
Magdy Abadir, Juhong Zhu, "Transition Test Generation using Replicate-and-Reduce Transform for Scan-based Designs," vts, pp.22, 21st IEEE VLSI Test Symposium, 2003
Usage of this product signifies your acceptance of the Terms of Use.