loading...
Test Generation for Maximizing Ground Bounce Considering Circuit Delay
Napa Valley, California April 27-May 01
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/VTEST.2003.119764621st IEEE VLSI Test Symposium
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Yi-Shing Chang, Intel Corp
Sandeep K. Gupta, University of Southern California
Melvin A. Breuer, University of Southern California
In this paper, we focus on the aspect of ground bounce due to the combination of current produced by gates (signals) switching and the flow of this current through pin electronics. We present a branch-and-bound test generation procedure to obtain high quality 2-vector tests that produce a large amount of ground bounce. We present a framework that accurately captures the relationship between a test and the associated relative size of the maximum amount of ground bounce while taking into account gate delay. Experimental results show that our search procedure can efficiently and effectively find a test that produces the maximum value of ground bounce. We also discuss a binary search based approach that allows our search to cover a larger portion of the search space and find a good test in a reduced amount of CPU time.
Citation:
Yi-Shing Chang, Sandeep K. Gupta, Melvin A. Breuer, "Test Generation for Maximizing Ground Bounce Considering Circuit Delay," vts, pp.151, 21st IEEE VLSI Test Symposium, 2003
Usage of this product signifies your acceptance of the Terms of Use.