loading...
DSS: A Distributed High-Level Synthesis System
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/54.143143April/June 1992 (vol. 9 no. 2) pp. 18-32
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   

DSS, a large-scale ongoing exercise in developing parallel algorithms for high-level synthesis and implementing them in an integrated distributed system to evaluate their individual and collective effectiveness, is discussed. Embedded in a very-high-speed integrated circuit hardware description language (VHDL) centered design environment, DSS consists of a collection of parallel algorithms executing on a multiple input, multiple data (MIMD) multiprocessor machine. The system uses coarse-grained parallelism to explore and evaluate many alternative VLSI designs efficiently. DSSs internal organization and its scheduling, register optimization, interconnection formation, and controller generation techniques are described. Results illustrating DSS performance with respect to design quality, and the efficiency of the DSS algorithms in a multiprocessor environment are presented.

Citation:
Jayanta Roy, Nand Kumar, Rajiv Dutta, Ranga Vemuri, "DSS: A Distributed High-Level Synthesis System," IEEE Design and Test of Computers, vol. 9, no. 2, pp. 18-32, Apr. 1992, doi:10.1109/54.143143
Usage of this product signifies your acceptance of the Terms of Use.