The StrongARM SA-1100 is a high-speed low-power processor aimed at embedded and portable applications. Its architecture features virtual caches and TLBs which are not tagged by an address-space identifier. Consequently, context switches on that processor are potentially very expensive, as they may require complete flushes of TLBs and caches.This paper presents the design of an address-space management technique for the StrongARM which minimizes TLB and cache flushes and thus context switching costs. The basic idea is to implement the top-level of the (hardware-walked) page-table as a cache for page directory entries for different address spaces. This allows switching address spaces with minimal overhead as long as the working sets do not overlap. For small (_ 32 MB) address spaces further improvements are possible by making use of the Strong-ARM's re-mapping facility. Our technique is discussed in the context of the L4 microkernel in which it will be implemented.