loading...
Output-Determinacy and Asynchronous Circuit Synthesis
Bratislava, Slovak Republic July 10-July 13
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ACSD.2007.57Seventh International Conference on A ...
 This Article 
 
Buy PURCHASE ARTICLE: $19
PDF
HTML
Buy IEEE Xplore Subscribers
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
ASCII Text
x 
 
Victor Khomenko, Mark Schaefer, Walter Vogler, "Output-Determinacy and Asynchronous Circuit Synthesis," Application of Concurrency to System Design, International Conference on, pp. 147-156, Seventh International Conference on Application of Concurrency to System Design (ACSD 2007), 2007.
 
 
BibTex
x
 
@article{ 10.1109/ACSD.2007.57,
author = {Victor Khomenko and Mark Schaefer and Walter Vogler},
title = {Output-Determinacy and Asynchronous Circuit Synthesis},
journal ={Application of Concurrency to System Design, International Conference on},
volume = {0},
year = {2007},
issn = {1550-4808},
pages = {147-156},
doi = {http://doi.ieeecomputersociety.org/10.1109/ACSD.2007.57},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}
 
 
RefWorks Procite/RefMan/Endnote
x 
 
TY - CONF
JO - Application of Concurrency to System Design, International Conference on
TI - Output-Determinacy and Asynchronous Circuit Synthesis
SN - 1550-4808
SP147
EP156
A1 - Victor Khomenko,
A1 - Mark Schaefer,
A1 - Walter Vogler,
PY - 2007
KW - output-determinacy
KW - decomposition
KW - asynchronous circuits
KW - STG
KW - OR-causality.
VL - 0
JA - Application of Concurrency to System Design, International Conference on
ER -
 
Victor Khomenko, Newcastle University, UK
Mark Schaefer, University of Augsburg, Germany
Walter Vogler, University of Augsburg, Germany
Signal Transition Graphs (STG) are a formalism for the description of asynchronous circuit behaviour. In this paper we propose (and justify) a formal semantics of nondeterministic STGs with dummies and OR-causality. For this, we introduce the concept of output-determinacy, which is a relaxation of determinism, and argue that it is reasonable and useful in the speed-independent context. With our theory we improve an STG decomposition algorithm, which can alleviate state explosion.
Index Terms:
output-determinacy, decomposition, asynchronous circuits, STG, OR-causality.
Citation:
Victor Khomenko, Mark Schaefer, Walter Vogler, "Output-Determinacy and Asynchronous Circuit Synthesis," acsd, pp.147-156, Seventh International Conference on Application of Concurrency to System Design (ACSD 2007), 2007
Usage of this product signifies your acceptance of the Terms of Use.