loading...
Design and Analysis of Matching Circuit Architectures for a Closest Match Lookup
Guadeloupe, French Caribbean February 19-February 25
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/AICT-ICIW.2006.76Advanced International Conference on ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Friederich Kupzog, RWTH Aachen University
Holger Blume, RWTH Aachen University
Tobias Noll, RWTH Aachen University
Kieran McLaughlin, Institute of Electronics, Communications and Information Technology at QUB
Sakir Sezer, Institute of Electronics, Communications and Information Technology at QUB
John McCanny, Institute of Electronics, Communications and Information Technology at QUB
The massive growth in the use of Internet and the development of new real-time applications has put considerable strain on the techniques currently used for the lookup and retrieval of information essential for classification, routing, Quality of Service (QoS) and Internet security. This paper investigates the design and implementation of a number of closest value lookup circuits, suitable for deployment in a range of networking applications. Detailed descriptions of a number of matching circuit architectures are given and the results of hardware implementations for the Altera Stratix II FPGA are discussed and evaluated.
Citation:
Friederich Kupzog, Holger Blume, Tobias Noll, Kieran McLaughlin, Sakir Sezer, John McCanny, "Design and Analysis of Matching Circuit Architectures for a Closest Match Lookup," aict-iciw, pp.56, Advanced International Conference on Telecommunications and International Conference on Internet and Web Applications and Services (AICT-ICIW'06), 2006
Usage of this product signifies your acceptance of the Terms of Use.