loading...
Performance Comparison of Chip-Level Equalizers in the HSDPA System
Norfolk, Virginia March 26-March 28
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ANSS.2007.3240th Annual Simulation Symposium (ANS ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Minjae Park, Korea Advanced Institute of Science and Technology, Korea
Woonsik Lee, Korea Advanced Institute of Science and Technology, Korea
Moohong Lee, Korea Advanced Institute of Science and Technology, Korea
Hwang Soo Lee, Korea Advanced Institute of Science and Technology, Korea
High speed downlink packet access (HSDPA) is devised to enable the current 3G system to accommodate more data throughput for mobile users. The three main features of the HSDPA system are the adaptive modulation and coding (AMC), the hybrid automatic repeat request (HARQ) and the fast scheduling. It would be possible to obtain the downlink speed of up to 14Mbps in HSDPA using these three features. However, the standard describes only about the specification of the Node-B, various kinds of receivers, which may have different internal structures, can be implemented. In general, the common receiver means a rake receiver. Because the equalizer can reduce the Multiple Access Interference (MAI) unlike the rake receiver, it can be an alternative to the rake receiver, especially in the HSDPA system. In this paper, we compare the performance of several equalizers for HSDPA. The simulation results provide the useful information to the receiver designers that which kind of equalizer is appropriate for their design in view of trade-off between performance and complexity.
Citation:
Minjae Park, Woonsik Lee, Moohong Lee, Hwang Soo Lee, "Performance Comparison of Chip-Level Equalizers in the HSDPA System," anss, pp.207-212, 40th Annual Simulation Symposium (ANSS'07), 2007
Usage of this product signifies your acceptance of the Terms of Use.


Suggestions