Liquan Xiao, Dept. of Comput., Changsha Inst. of Technol., China
Weixia Xu, Dept. of Comput., Changsha Inst. of Technol., China
Xingming Zhou, Dept. of Comput., Changsha Inst. of Technol., China
The software overhead which includes interprocess communication latency and the overhead of management processes or threads, is a crucial factor to affect the performance of massively parallel processors system. Multiple threaded architecture can effectively reduce and hide the software overhead. Many models need to be implemented inside a microprocessor. Conversely, this paper addresses a multiple threaded architecture adopted for current microprocessors and implements the architecture using hardware description language. Furthermore, the paper presents its driven execution model and evaluates the performance of the presented multithreading system using a trace driven simulator.
Index Terms:
parallel architectures, dual-processors multithreaded architecture, driven execution model, software overhead, interprocess communication latency, management processes, performance, massively parallel processors, multiple threaded architecture, microprocessors, hardware description language, trace driven simulator
Citation:
Liquan Xiao, Weixia Xu, Xingming Zhou, "A Dual-Processors Multithreaded Architecture and Its Driven Execution Model," apdc, pp.214, 1997 Advances in Parallel and Distributed Computing Conference (APDC '97), 1997
PURCHASE ARTICLE: $19
IEEE Xplore Subscribers
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb