loading...
Property Specification and Static Verification of UML Models
March 04-March 07
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ARES.2008.1942008 Third International Conference o ...
 This Article 
 
Buy PURCHASE ARTICLE: $19
PDF
HTML
Buy IEEE Xplore Subscribers
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
ASCII Text
x 
 
Igor Siveroni, Andrea Zisman, George Spanoudakis, "Property Specification and Static Verification of UML Models," Availability, Reliability and Security, International Conference on, pp. 96-103, 2008 Third International Conference on Availability, Reliability and Security, 2008.
 
 
BibTex
x
 
@article{ 10.1109/ARES.2008.194,
author = {Igor Siveroni and Andrea Zisman and George Spanoudakis},
title = {Property Specification and Static Verification of UML Models},
journal ={Availability, Reliability and Security, International Conference on},
volume = {0},
year = {2008},
isbn = {978-0-7695-3102-1},
pages = {96-103},
doi = {http://doi.ieeecomputersociety.org/10.1109/ARES.2008.194},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}
 
 
RefWorks Procite/RefMan/Endnote
x 
 
TY - CONF
JO - Availability, Reliability and Security, International Conference on
TI - Property Specification and Static Verification of UML Models
SN - 978-0-7695-3102-1
SP96
EP103
A1 - Igor Siveroni,
A1 - Andrea Zisman,
A1 - George Spanoudakis,
PY - 2008
KW - Model Checking
KW - Spin
KW - Static Verification
KW - UML
VL - 0
JA - Availability, Reliability and Security, International Conference on
ER -
 
We present a Static Verification Tool (SVT), a system that performs static verification on UML models composed of UML class and state machine diagrams. Additionally, the SVT allows the user to add extra behavior specification in the form of guards and effects by defining a small action language. UML models are checked against properties written in a special-purpose property language that allows the user to specify linear temporal logic formulas that explicitly reason about UML components. Thus, the SVT provides a strong foundation for the design of reliable systems and a step towards model-driven security.
Index Terms:
Model Checking, Spin, Static Verification, UML
Citation:
Igor Siveroni, Andrea Zisman, George Spanoudakis, "Property Specification and Static Verification of UML Models," ares, pp.96-103, 2008 Third International Conference on Availability, Reliability and Security, 2008
Usage of this product signifies your acceptance of the Terms of Use.