Code density optimization for embedded DSP processors using data compression techniques

Chapel Hill, North Carolina March 27-March 29

DOI Bookmark:

http://doi.ieeecomputersociety.org/10.1109/ARVLSI.1995.515626

16th Conference on Advanced Research ...

	This Article
	PURCHASE ARTICLE: $19 PDF HTML IEEE Xplore Subscribers
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/Endnote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by S.Y. Liao Articles by S. Devadas Articles by K. Keutzer

	ASCII Text	x
	S.Y. Liao, S. Devadas, K. Keutzer, "Code density optimization for embedded DSP processors using data compression techniques," Advanced Research in VLSI, Conference on, pp. 272, 16th Conference on Advanced Research in VLSI (ARVLSI'95), 1995.

	BibTex	x
	@article{ 10.1109/ARVLSI.1995.515626, author = {S.Y. Liao and S. Devadas and K. Keutzer}, title = {Code density optimization for embedded DSP processors using data compression techniques}, journal ={Advanced Research in VLSI, Conference on}, volume = {0}, year = {1995}, isbn = {0-8186-7047-9}, pages = {272}, doi = {http://doi.ieeecomputersociety.org/10.1109/ARVLSI.1995.515626}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Advanced Research in VLSI, Conference on TI - Code density optimization for embedded DSP processors using data compression techniques SN - 0-8186-7047-9 SP EP A1 - S.Y. Liao, A1 - S. Devadas, A1 - K. Keutzer, PY - 1995 KW - minimisation; digital signal processing chips; data compression; VLSI; code density optimization; embedded DSP processors; data compression; code size minimization; VLSI systems; production cost; dictionary; text compression algorithms; TMS320C25 code generator; skeleton VL - 0 JA - Advanced Research in VLSI, Conference on ER -

S.Y. Liao, Dept. of Electr. Eng. & Comput. Sci., MIT, Cambridge, MA, USA

S. Devadas, Dept. of Electr. Eng. & Comput. Sci., MIT, Cambridge, MA, USA

K. Keutzer, Dept. of Electr. Eng. & Comput. Sci., MIT, Cambridge, MA, USA

We address the problem of code size minimization in VLSI systems with embedded DSP processors. Reducing code size reduces the production cost of embedded systems. We use data compression methods to develop code size minimization strategies. We present a framework for code size minimization where the compressed data consists of a dictionary and a skeleton. The dictionary can be computed using popular text compression algorithms. We describe two methods to execute the compressed code that have varying performance characteristics and varying degrees of freedom in compressing the code. Experimental results obtained with a TMS320C25 code generator are presented.

Index Terms:

minimisation; digital signal processing chips; data compression; VLSI; code density optimization; embedded DSP processors; data compression; code size minimization; VLSI systems; production cost; dictionary; text compression algorithms; TMS320C25 code generator; skeleton

Citation:

S.Y. Liao, S. Devadas, K. Keutzer, "Code density optimization for embedded DSP processors using data compression techniques," arvlsi, pp.272, 16th Conference on Advanced Research in VLSI (ARVLSI'95), 1995

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.