loading...
Asynchronous Array Multiplier with an Asymmetric Parallel Array Structure
Salt Lake City, Utah March 14-March 16
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ARVLSI.2001.9155612001 Conference on Advanced Research ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Chan-Ho Park, K-JIST
Dong-Ik Lee, K-JIST
Ho-Yong Choi, Chungbuk National Univ.
In this paper an asynchronous array multiplier with a new parallel structure is introduced. This parallel array structure is designed to make the computation time faster with lower power consumption. An asymmetric array structure is used to minimize the average computation time in an asynchronous multiplier. Simulation shows that this structure reduces the time needed for computation by 55% as compared to conventional Booth encoding array structures and that the multiplier with the proposed array structure shows reduction of 40% in the computational time with relatively lower power consumption.
Citation:
Chan-Ho Park, Byung-Soo Choi, Dong-Ik Lee, Ho-Yong Choi, "Asynchronous Array Multiplier with an Asymmetric Parallel Array Structure," arvlsi, pp.202, 2001 Conference on Advanced Research in VLSI (ARVLSI'01), 2001
Usage of this product signifies your acceptance of the Terms of Use.