This paper shows how real-time simulator of moving pictures compression algorithms can be rapidly assembled using a basic building block, here called MOVIE (MOdule for VIdeo Experimentation). The internal architecture of the MOVIE VLSI chip can be compared to a small systolic machine made of a 32-bit I/O processor, a reduced linear array of 16-bit computation processors and data video input/output mechanisms. Externally, the chip is provided with four 16-bit bidirectional data ports and three 16-bit bidirectional data video port. Several MOVIE chips can be easily clustered to allow the size of the linear array of computation processors to be increased. The MOVIE chip is fully programmable in a high level language in order to make program developments easier.
Index Terms:
image compression, special-purpose architecture, systolic architecture, real-time simulation
Citation:
Ronan Barzic, Christian Bouville, Francois Charot, Gwendal Le Fol, Pascal Lemonnier, Charles Wagner, "MOVIE: A Building Block for the Design of Real Time Simulator of Moving Pictures Compression Algorithms," asap, pp.193, 1995 IEEE International Conference on Application-Specific Array Processors (ASAP'95), 1995