loading...
Minimizing Synchronization Overhead in Statically Scheduled Multiprocessor Systems
Strasbourg, France July 24-July 26
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ASAP.1995.5229341995 IEEE International Conference on ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Shuvra S. Bhattacharyya, Hitachi America Ltd.
Sundararajan Sriram, University of California, Berkeley California, 94720
Edward A. Lee, University of California, Berkeley California, 94720
Synchronization overhead can significantly degrade performance in embedded multiprocessor systems. This paper develops techniques to determine a minimal set of processor synchronizations that are essential for correct execution in an embedded multiprocessor implementation. Our study is based in the context of self-timed execution of iterative dataflow programs; dataflow programming in this form has been applied extensively, particularly in the context of signal processing software. Self-timed execution refers to a combined compile-time/ run-time scheduling strategy in which processors synchronize with one another only based on interprocessor communication requirements, and thus, synchronization of processors at the end of each loop iteration does not generally occur. We introduce a new graph-theoretic framework, based on a data structure called the synchronization graph, for analyzing and optimizing synchronization overhead in self-timed, iterative dataflow programs. We also present an optimization that involves converting a synchronization graph that is not strongly connected into a strongly connected graph.
Index Terms:
synchronization, static scheduling, dataflow, iterative computation, multiprocessor implementation
Citation:
Shuvra S. Bhattacharyya, Sundararajan Sriram, Edward A. Lee, "Minimizing Synchronization Overhead in Statically Scheduled Multiprocessor Systems," asap, pp.298, 1995 IEEE International Conference on Application-Specific Array Processors (ASAP'95), 1995
Usage of this product signifies your acceptance of the Terms of Use.