loading...
Polynomial Evaluation on Multimedia Processors
San Jose, California July 17-July 19
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ASAP.2002.103072513th IEEE International Conference on ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Julio Villalba, University of Malaga
Gerardo Bandera, University of Malaga
Mario A. Gonzalez, University of Malaga
Javier Hormigo, University of Malaga
Emilio L. Zapata, University of Malaga
In this paper we deal with the polynomial evaluation based on new processor architectures for multimedia applications. We introduce some algorithms to take advantage of the new attributes on multimedia processors, such as VLIW and SIMD architectures. Algorithms to support the polynomial evaluation based only in addition/shift operations and other different algorithms with MAC instructions are analyzed and tailored to subword parallelism units of the new processors. Both potential instruction-level and machine-level parallelism are fully exploited through concurrent use of all functional units.
Citation:
Julio Villalba, Gerardo Bandera, Mario A. Gonzalez, Javier Hormigo, Emilio L. Zapata, "Polynomial Evaluation on Multimedia Processors," asap, pp.265, 13th IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP'02), 2002
Usage of this product signifies your acceptance of the Terms of Use.