From Bit Level Systolic Arrays to HDTV Processor Chips

Steamboat Springs, Colorado, USA September 11-September 13

DOI Bookmark:

http://doi.ieeecomputersociety.org/10.1109/ASAP.2006.35

IEEE 17th International Conference on ...

	This Article
	PURCHASE ARTICLE: $19 PDF HTML IEEE Xplore Subscribers
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/Endnote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by John V McCanny Articles by Roger F Woods Articles by John G McWhirter

	ASCII Text	x
	John V McCanny, Roger F Woods, John G McWhirter, "From Bit Level Systolic Arrays to HDTV Processor Chips," Application-Specific Systems, Architectures and Processors, IEEE International Conference on, pp. 159-162, IEEE 17th International Conference on Application-specific Systems, Architectures and Processors (ASAP'06), 2006.

	BibTex	x
	@article{ 10.1109/ASAP.2006.35, author = {John V McCanny and Roger F Woods and John G McWhirter}, title = {From Bit Level Systolic Arrays to HDTV Processor Chips}, journal ={Application-Specific Systems, Architectures and Processors, IEEE International Conference on}, volume = {0}, year = {2006}, issn = {1063-6862}, pages = {159-162}, doi = {http://doi.ieeecomputersociety.org/10.1109/ASAP.2006.35}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Application-Specific Systems, Architectures and Processors, IEEE International Conference on TI - From Bit Level Systolic Arrays to HDTV Processor Chips SN - 1063-6862 SP159 EP162 A1 - John V McCanny, A1 - Roger F Woods, A1 - John G McWhirter, PY - 2006 KW - null VL - 0 JA - Application-Specific Systems, Architectures and Processors, IEEE International Conference on ER -

John V McCanny, Queen?s University Belfast, Belfast, N Ireland

Roger F Woods, Queen?s University Belfast, Belfast, N Ireland

John G McWhirter, Qinetiq Ltd., St Andrews Rd Malvern Worcs. England

The paper starts presents the work initially carried out by Queen?s University and RSRE (now Qinetiq) in the development of advanced architectures and microchips based on systolic array architectures. The paper outlines how this has led to the development of highly complex designs for high definition TV and highlights work both on advanced signal processing architectures and tool flows for advanced systems.

Citation:

John V McCanny, Roger F Woods, John G McWhirter, "From Bit Level Systolic Arrays to HDTV Processor Chips," asap, pp.159-162, IEEE 17th International Conference on Application-specific Systems, Architectures and Processors (ASAP'06), 2006

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.