PLLSim - An Ultra Fast Bang-Bang Phase Locked Loop Simulation Tool

Yokohama January 23-January 26

DOI Bookmark:

http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2007.357795

2007 Asia and South Pacific Design Au ...

	This Article
	PURCHASE ARTICLE: $19 PDF HTML IEEE Xplore Subscribers
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/Endnote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Michael Chan Articles by Adam Postula Articles by Yong Ding

	ASCII Text	x
	Michael Chan, Adam Postula, Yong Ding, "PLLSim - An Ultra Fast Bang-Bang Phase Locked Loop Simulation Tool," Asia and South Pacific Design Automation Conference, pp. 74-79, 2007 Asia and South Pacific Design Automation Conference, 2007.

	BibTex	x
	@article{ 10.1109/ASPDAC.2007.357795, author = {Michael Chan and Adam Postula and Yong Ding}, title = {PLLSim - An Ultra Fast Bang-Bang Phase Locked Loop Simulation Tool}, journal ={Asia and South Pacific Design Automation Conference}, volume = {0}, year = {2007}, isbn = {1-4244-0629-3}, pages = {74-79}, doi = {http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2007.357795}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Asia and South Pacific Design Automation Conference TI - PLLSim - An Ultra Fast Bang-Bang Phase Locked Loop Simulation Tool SN - 1-4244-0629-3 SP74 EP79 A1 - Michael Chan, A1 - Adam Postula, A1 - Yong Ding, PY - 2007 KW - null VL - 0 JA - Asia and South Pacific Design Automation Conference ER -

Michael Chan, School of ITEE, University of Queensland, Brisbane, 4067. e-mail: mchan@itee.uq.edu.au

Adam Postula, School of ITEE, University of Queensland, Brisbane, 4067

Yong Ding, Nanosilicon Pty Ltd, Brisbane, 4113

This paper presents a simulation tool targeted specifically at bang-bang type phase locked loop systems. The aim of this simulator is to quickly and accurately predict important PLL transient characteristics such as capture range, locking time, and jitter. We present a behavioral model for bang-bang type PLLs, and show how the application of this model in a simulator can speed up simulation time by four to five orders of magnitude. With this performance, Monte-Carlo simulation techniques become not only feasible, but convenient. The simulator also models the major non-idealities typical of phase locked loop systems. The accuracy of the simulator is confirmed via detailed analysis and comparison with Matlab Simulink based models.

Citation:

Michael Chan, Adam Postula, Yong Ding, "PLLSim - An Ultra Fast Bang-Bang Phase Locked Loop Simulation Tool," asp-dac, pp.74-79, 2007 Asia and South Pacific Design Automation Conference, 2007

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.