loading...
Architectural Optimizations for Text to Speech Synthesis in Embedded Systems
Yokohama January 23-January 26
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ASPDAC.2007.3580022007 Asia and South Pacific Design Au ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
S. Dey, Dept. of Comput. Sci.&Eng., Indian Inst. of Technol., Kharagpur
M. Kedia, Dept. of Comput. Sci.&Eng., Indian Inst. of Technol., Kharagpur
A. Basu, Dept. of Comput. Sci.&Eng., Indian Inst. of Technol., Kharagpur
The increasing processing power of embedded devices have created the scope for certain applications that could previously be executed in desktop environments only, to migrate into handheld platforms. An important feature of the computing systems of modern times is their support for applications that interact with the user by synthesizing natural speech output. Such applications deliver state of the art performance in desktop environments. However, the real-time performance of such applications in handheld platforms with on-line incoming text streams have not been explored till date. In this work, the performance of a text to speech synthesis application is evaluated on embedded processor architectures and modifications in the underlying hardware platform are proposed for real time performance improvement of the concerned application.
Index Terms:
embedded processor architectures, architectural optimizations, text to speech synthesis, embedded systems, embedded devices, online incoming text streams
Citation:
S. Dey, M. Kedia, A. Basu, "Architectural Optimizations for Text to Speech Synthesis in Embedded Systems," asp-dac, pp.298-303, 2007 Asia and South Pacific Design Automation Conference, 2007
Usage of this product signifies your acceptance of the Terms of Use.