loading...
IEEE Std 1500 Compliant Infrastructure forModular SOC Testing
Calcutta, India December 18-December 21
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ATS.2005.6714th Asian Test Symposium (ATS'05)
 This Article 
 
PURCHASE ARTICLE: $0
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Tom Waayers, Philips Research Laboratories, The Netherlands
Erik Jan Marinissen, Philips Research Laboratories, The Netherlands
Maurice Lousberg, Philips Research Laboratories, The Netherlands
Modern semiconductor process technologies enable the manufacturing of a complete system on one single die, the so-called system-on-chip or SOC. Building those chips in a timely and cost-effective manner is amongst others realized by embedding third-party IP cores. Due to imperfections in silicon manufacturing, an SOC including all its embedded modules needs to be tested for manufacturing defects.
Citation:
Tom Waayers, Erik Jan Marinissen, Maurice Lousberg, "IEEE Std 1500 Compliant Infrastructure forModular SOC Testing," ats, pp.450, 14th Asian Test Symposium (ATS'05), 2005
Usage of this product signifies your acceptance of the Terms of Use.