Development of a Bit-Level Compiler for Massively Parallel Vision Chips

Palermo, Italy July 04-July 06

DOI Bookmark:

http://doi.ieeecomputersociety.org/10.1109/CAMP.2005.21

Seventh International Workshop on Com ...

	This Article
	PURCHASE ARTICLE: $19 PDF HTML IEEE Xplore Subscribers
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/Endnote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Takashi Komuro Articles by Shingo Kagami Articles by Masatoshi Ishikawa Articles by Yoshio Katayama

	ASCII Text	x
	Takashi Komuro, Shingo Kagami, Masatoshi Ishikawa, Yoshio Katayama, "Development of a Bit-Level Compiler for Massively Parallel Vision Chips," Computer Architectures for Machine Perception, International Workshop on, pp. 204-209, Seventh International Workshop on Computer Architecture for Machine Perception (CAMP'05), 2005.

	BibTex	x
	@article{ 10.1109/CAMP.2005.21, author = {Takashi Komuro and Shingo Kagami and Masatoshi Ishikawa and Yoshio Katayama}, title = {Development of a Bit-Level Compiler for Massively Parallel Vision Chips}, journal ={Computer Architectures for Machine Perception, International Workshop on}, volume = {0}, year = {2005}, isbn = {0-7695-2255-6}, pages = {204-209}, doi = {http://doi.ieeecomputersociety.org/10.1109/CAMP.2005.21}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - CONF JO - Computer Architectures for Machine Perception, International Workshop on TI - Development of a Bit-Level Compiler for Massively Parallel Vision Chips SN - 0-7695-2255-6 SP204 EP209 A1 - Takashi Komuro, A1 - Shingo Kagami, A1 - Masatoshi Ishikawa, A1 - Yoshio Katayama, PY - 2005 KW - null VL - 0 JA - Computer Architectures for Machine Perception, International Workshop on ER -

Takashi Komuro, University of Tokyo

Shingo Kagami, University of Tokyo

Masatoshi Ishikawa, University of Tokyo

Yoshio Katayama, PFU

An image sensor in which each pixel has a processing element is called a vision chip. The vision chip can perform real-time visual processing at a high frame rate of 1000 fps, and is expected to find application to intelligent robots and electronic devices. The vision chip has a different structure from existing processors and required special programming skills. This paper describes the development example of a vision chip compiler that enables easy programming of the vision chip.

Citation:

Takashi Komuro, Shingo Kagami, Masatoshi Ishikawa, Yoshio Katayama, "Development of a Bit-Level Compiler for Massively Parallel Vision Chips," camp, pp.204-209, Seventh International Workshop on Computer Architecture for Machine Perception (CAMP'05), 2005

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.