loading...
Product Families On-Chip — Combining the Software Product Family Paradigm with Run-Time Reprogrammable Hardware Technology
Edinburgh, Scotland July 26-July 28
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/COMPSAC.2005.12429th Annual International Computer So ...
 This Article 
 
PURCHASE ARTICLE: $0
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Michel Jaring, VTT Electronics
Hardware and software can be co-designed as a single system to obtain high-performance computing solutions that use a minimum of resources such as CPU cycles and memory. Hardware/software co-design is often a complex and time consuming process. Software functionality is typically developed independently from hardware functionality and functional elements are not reused across similar products. Co-design is particularly important in System on-Chip (SoC) development where an entire system consisting of both software and hardware is integrated on a single chip. Developing high-performance computing solutions in the form of SoCs in a repeatable manner is technically possible, but knowing how to apply software concepts in a hardware context and vice versa is still demanding at best. This paper summarizes the concepts and considerations that outline a case study that aims at combining the software product family paradigm with run-time reprogrammable hardware technology. The goal of the study is to define a formal framework for developing product families on-chip in a repeatable manner.
Citation:
Michel Jaring, "Product Families On-Chip — Combining the Software Product Family Paradigm with Run-Time Reprogrammable Hardware Technology," compsac, vol. 2, pp.21-22, 29th Annual International Computer Software and Applications Conference (COMPSAC'05) Volume 2, 2005
Usage of this product signifies your acceptance of the Terms of Use.