loading...
Evaluation of SystemC Modelling of Reconfigurable Embedded Systems
Munich, Germany March 07-March 11
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/DATE.2005.143Design, Automation and Test in Europe ...
 This Article 
 
Buy PURCHASE ARTICLE: $19
PDF
HTML
Buy IEEE Xplore Subscribers
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
ASCII Text
x 
 
Tero Rissa, Adam Donlin, Wayne Luk, "Evaluation of SystemC Modelling of Reconfigurable Embedded Systems," Design, Automation and Test in Europe Conference and Exhibition, vol. 3, pp. 253-258, Design, Automation and Test in Europe (DATE'05) Volume 3, 2005.
 
 
BibTex
x
 
@article{ 10.1109/DATE.2005.143,
author = {Tero Rissa and Adam Donlin and Wayne Luk},
title = {Evaluation of SystemC Modelling of Reconfigurable Embedded Systems},
journal ={Design, Automation and Test in Europe Conference and Exhibition},
volume = {3},
year = {2005},
issn = {1530-1591},
pages = {253-258},
doi = {http://doi.ieeecomputersociety.org/10.1109/DATE.2005.143},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}
 
 
RefWorks Procite/RefMan/Endnote
x 
 
TY - CONF
JO - Design, Automation and Test in Europe Conference and Exhibition
TI - Evaluation of SystemC Modelling of Reconfigurable Embedded Systems
SN - 1530-1591
SP253
EP258
A1 - Tero Rissa,
A1 - Adam Donlin,
A1 - Wayne Luk,
PY - 2005
KW - null
VL - 3
JA - Design, Automation and Test in Europe Conference and Exhibition
ER -
 
Tero Rissa, Imperial College London, UK
Adam Donlin, Xilinx Inc.
Wayne Luk, Imperial College London, UK
This paper evaluates the use of pin and cycle accurate SystemC models for embedded system design exploration and early software development. The target system is MicroBlaze VanillaNet Platform running MicroBlaze uClinux operating system. The paper compares Register Transfer Level (RTL) Hardware Description Language (HDL) simulation speed to the simulation speed of several different SystemC models. It is shown that simulation speed of pin and cycle accurate models can go up to 150 kHz, compared to 100 Hz range of HDL simulation. Furthermore, utilising techniques that temporarily compromise cycle accuracy, effective simulation speed of up to 500 kHz can be obtained.
Citation:
Tero Rissa, Adam Donlin, Wayne Luk, "Evaluation of SystemC Modelling of Reconfigurable Embedded Systems," date, vol. 3, pp.253-258, Design, Automation and Test in Europe (DATE'05) Volume 3, 2005
Usage of this product signifies your acceptance of the Terms of Use.