loading...
A Design of 14-bits ADC and DAC for CODEC Applications in 0.18 ?m CMOS Process
January 23-January 25
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/DELTA.2008.1244th IEEE International Symposium on E ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
This paper presents a sigma-delta modulation ADC(Analog-to-Digital Converter) and DAC(Digital-to-Analog Converter) for CODEC applications using 0.18um CMOS process. In the ADC parts, two sigma-delta modulators with 84dB SNR are designed for the stereo applications, and their outputs are merged at the digital domain before decimation filter. Digital decimation filter is integrated with the analog sigma-delta modulators for the full ADC operation. In the DAC parts, the digital data is first processed at the interpolator filters, and modulated by the following sigma-delta modulators. To reduce the mismatch effect of the following DAC, the dynamic element matching method is proposed in this paper. It is designed with 0.18 ?m CMOS process. The simulated SNR is about 100dB, and the power consumption is 40 mA.
Index Terms:
ADC(Analog-to-Digital Converter), DAC (Digital-to-Analog Converter), Sigma-Delta Modulator
Citation:
DongHyun Ko, JiHoon Jung, YoungGun Pu, SangKyung Sung, KangYoon Lee, Chul Nam, "A Design of 14-bits ADC and DAC for CODEC Applications in 0.18 ?m CMOS Process," delta, pp.3-6, 4th IEEE International Symposium on Electronic Design, Test and Applications (delta 2008), 2008
Usage of this product signifies your acceptance of the Terms of Use.