loading...
A Framework for Reliability Assessment and Enhancement in Multi-Processor Systems-On-Chip
Rome, Italy September 26-September 28
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/DFT.2007.3522nd IEEE International Symposium on ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
G. Beltrame, European Space Agency
C. Bolchini, Politecnico di Milano, Italy
L. Fossati, Politecnico di Milano, Italy
A. Miele, Politecnico di Milano, Italy
D. Sciuto, Politecnico di Milano, Italy
Reliability issues play a relevant role in the design of embedded systems for critical ap- plications; this and the always increasing performance requirements lead to the adoption of new architectural solutions, as shown by the introduction of Multi-Processor Systems-on- Chip (MPSoC). MPSoCs raise new challenges related to the complexity of the interactions among several independent cores. This paper presents a framework, based on a simulation platform, for the design of this kind of embedded systems; the framework supports the use of reliability techniques in order to address fault detection and tolerance issues. The simu- lation platform is also adopted for a reliability assessment task, achieved by exploiting fault injection targeting each component of the system and by monitoring the effects on the entire architecture.
Citation:
G. Beltrame, C. Bolchini, L. Fossati, A. Miele, D. Sciuto, "A Framework for Reliability Assessment and Enhancement in Multi-Processor Systems-On-Chip," dft, pp.132-142, 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007), 2007
Usage of this product signifies your acceptance of the Terms of Use.