loading...
Novel Modulo 2^n + 1 Multipliers
Cavtat near Dubrovnik, Croatia August 30-September 01
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/DSD.2006.719th EUROMICRO Conference on Digital S ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
H. T. Vergos, University of Patras, Greece
C. Efstathiou, TEI of Athens, Greece
A new modulo 2^n+1 multiplier architecture is proposed for operands in the normal representation. The novel architecture is derived by showing that all required correction factors can be merged into a single constant one and by treating this, partly as a partial product and partly by the final parallel adder. The proposed architecture utilizes a total of (n+1) partial products, each n bits wide and is built using an inverted end-around-carry, carry-save adder tree and a final parallel adder.
Citation:
H. T. Vergos, C. Efstathiou, "Novel Modulo 2^n + 1 Multipliers," dsd, pp.168-175, 9th EUROMICRO Conference on Digital System Design (DSD'06), 2006
Usage of this product signifies your acceptance of the Terms of Use.