loading...
Performance Improvement for H.264 Video Encoding using ILP Embedded Processor
Cavtat near Dubrovnik, Croatia August 30-September 01
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/DSD.2006.779th EUROMICRO Conference on Digital S ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Ali R. Iranpour, Lund University, Sweden
Krzysztof Kuchcinski, Lund University, Sweden
In this paper, we examine the impact of instruction level parallelism (ILP) on the full H.264 video encoding application and give quantitative performance measures of a superscalar architecture. Most research efforts have concentrated on the data intensive parts, such as kernels but these are taking less time from the entire execution as encoders are using new, more efficient algorithms. This important fact cannot be neglected since new video encoding standards have been proposed and the amount of other than data intensive computations has increased significantly. We observed significant improvement for the entire application when using superscalar architecture with out-of-order execution scheme. Tradeoffs in superscalar performance are also evaluated with combinations of measurements from SimpleScalar simulator.
Citation:
Ali R. Iranpour, Krzysztof Kuchcinski, "Performance Improvement for H.264 Video Encoding using ILP Embedded Processor," dsd, pp.515-521, 9th EUROMICRO Conference on Digital System Design (DSD'06), 2006
Usage of this product signifies your acceptance of the Terms of Use.