loading...
Multiplier Block Synthesis Using Evolutionary Graph Generation
Seattle, Washington, USA June 24-June 26
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/EH.2004.13108122004 NASA/DoD Conference on Evolvable ...
 This Article 
 
Buy PURCHASE ARTICLE: $19
PDF
HTML
Buy IEEE Xplore Subscribers
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
ASCII Text
x 
 
Naofumi Homma, Takafumi Aoki, Tatsuo Higuchi, "Multiplier Block Synthesis Using Evolutionary Graph Generation," Evolvable Hardware, NASA/DoD Conference on, pp. 79, 2004 NASA/DoD Conference on Evolvable Hardware (EH'04), 2004.
 
 
BibTex
x
 
@article{ 10.1109/EH.2004.1310812,
author = {Naofumi Homma and Takafumi Aoki and Tatsuo Higuchi},
title = {Multiplier Block Synthesis Using Evolutionary Graph Generation},
journal ={Evolvable Hardware, NASA/DoD Conference on},
volume = {0},
year = {2004},
isbn = {0-7695-2145-2},
pages = {79},
doi = {http://doi.ieeecomputersociety.org/10.1109/EH.2004.1310812},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}
 
 
RefWorks Procite/RefMan/Endnote
x 
 
TY - CONF
JO - Evolvable Hardware, NASA/DoD Conference on
TI - Multiplier Block Synthesis Using Evolutionary Graph Generation
SN - 0-7695-2145-2
SP
EP
A1 - Naofumi Homma,
A1 - Takafumi Aoki,
A1 - Tatsuo Higuchi,
PY - 2004
KW - null
VL - 0
JA - Evolvable Hardware, NASA/DoD Conference on
ER -
 
Naofumi Homma, Tohoku University, Japan
Takafumi Aoki, Tohoku University, Japan
Tatsuo Higuchi, Tohoku Institute of Technology, Japan
This paper presents a graph-based evolutionary optimization technique, called Evolutionary Graph Generation (EGG), and its application to hierarchical synthesis of arithmetic circuits. In stead of creating bit-level circuits directly, the EGG system generates arithmetic data-flow graphs that can be transformed into actual bit-level circuit configurations. The potential capability of EGG has been investigated through an experiment of synthesizing multiplier blocks which are used in many DSP applications.
Citation:
Naofumi Homma, Takafumi Aoki, Tatsuo Higuchi, "Multiplier Block Synthesis Using Evolutionary Graph Generation," eh, pp.79, 2004 NASA/DoD Conference on Evolvable Hardware (EH'04), 2004
Usage of this product signifies your acceptance of the Terms of Use.