loading...
"Analogue Network of Converters": A DFT Technique to Test a Complete Set of ADCs and DACs Embedded in a Complex SiP or SOC
Southampton, United Kingdom May 21-May 21
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ETS.2006.1Eleventh IEEE European Test Symposium ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
V. Kerz?rho, University of Montpellier, France
P. Cauvet, Philips France Semiconducteurs, France
S. Bernard, University of Montpellier, France
F. Aza?, University of Montpellier, France
M. Comte, University of Montpellier, France
M. Renovell, University of Montpellier, France
In this paper, complex mixed signal circuits such as SiP or SOC including several ADCs and DACs are considered. A new DFT technique is proposed allowing the test of this complete set of embedded ADCs and DACs in a fully digital way such that only a simple low cost tester can be used. Moreover, this technique called "Analogue Network of Converters" (ANC) requires an extremely simple additional circuitry and interconnect.
Citation:
V. Kerz?rho, P. Cauvet, S. Bernard, F. Aza?, M. Comte, M. Renovell, ""Analogue Network of Converters": A DFT Technique to Test a Complete Set of ADCs and DACs Embedded in a Complex SiP or SOC," ets, pp.159-164, Eleventh IEEE European Test Symposium (ETS'06), 2006
Usage of this product signifies your acceptance of the Terms of Use.