loading...
Soft-Error Rate Testing of Deep-Submicron Integrated Circuits
Southampton, United Kingdom May 21-May 21
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ETS.2006.42Eleventh IEEE European Test Symposium ...
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Tino Heijmen, Philips Research Laboratories, The Netherlands
Andr? Nieuwland, Philips Research Laboratories, The Netherlands
Soft errors induced by radiation pose a major challenge for the reliability of complex chips processed in state-of-the-art technologies. This paper reviews soft-error rate (SER) characterization by realtime system-SER testing and by accelerated testing. Additionally, we present scaling trends, simulation approaches, and improvement techniques. Special attention is given to soft errors in combinational logic.
Citation:
Tino Heijmen, Andr? Nieuwland, "Soft-Error Rate Testing of Deep-Submicron Integrated Circuits," ets, pp.247-252, Eleventh IEEE European Test Symposium (ETS'06), 2006
Usage of this product signifies your acceptance of the Terms of Use.